

# Dielectric constant of nano porous silicon at low frequencies under reverse bias by a standard experimental model

R. S. DARIANI<sup>a\*</sup>, M. EINOLLAHZADEH-SAMADI<sup>a</sup>, Z. BAYINDIR<sup>b</sup>

<sup>a</sup>*Department of Physics, Alzahra University, Tehran, 1993893973, Iran*

<sup>b</sup>*Institute for Research in Materials, Dalhousie University, Halifax, Canada*

Dielectric properties of layered structures of Gold/Porous Silicon/Silicon (Au/PS/Si) have been studied by applying alternating (AC) reverse bias voltages at low frequencies and at constant temperatures. The impedance measurements were carried out from 1 to 100 kHz, at room temperature when 20 mV AC reverse bias voltage was applied. The capacitance behavior of the structures was modeled in series combination by a standard equivalent circuit of two parallel RC networks. From the detailed analysis of the Au/PS/Si junction, the capacitance of the junction is calculated by using carrier concentration ( $N_A$ ) and depletion layer width ( $W$ ) values. It is found that, the capacitance of Au/PS/Si structure is mainly due to PS. The aim of this work is to study the influence of etching time and the effect of frequency change on the dielectric properties and the DC conductivity of the PS. The PS dielectric constant decreases as the etching time decreases and the frequency increases. Our results confirm that there is a relationship between the dielectric constant and frequency and the relationship can be stated as  $\epsilon \sim \omega^{-1}$ .

(Received April 19, 2014; accepted January 21, 2015)

**Keywords:** Porous silicon, Electrochemical anodization, Dielectric properties, Electrical equivalent circuit

## 1. Introduction

Semiconductors are used widely in integrated circuits (IC) for electronic applications such as high speed computers and wireless communications. In these circuits, any single semiconductor microprocessor may have many transistors and transistor connection lines. As semiconductor geometries become smaller and smaller, some unwanted effects such as cross-talk, RC effects between neighboring metal lines and energy loss among lines arise in fabrication of these devices [1-4]. Therefore, a method for forming a material with reduced interlayer effects between is needed.

However, according to the Semiconductor Industry Association (SIA) roadmap an ultra-low dielectric constant material (material with a dielectric constant of 2.0 or less) is required for use in some nanometer integrated circuits. Therefore, significant amount of efforts have been made to use materials with low dielectric constants in those integrated circuits. One of the important materials is porous silicon (PS) which has dielectric constant from 1.3 to 4. Low dielectric constant of PS comes from its highly porous structure [5-6]. PS as a connection line has a low dielectric constant and is stable even at temperatures higher than 900 °C.

PS is a material that is made out of a p-type or n-type silicon wafer by a chemical process or electrochemical anodization etching. Etching electrolyte is usually a solution of HF, ethanol, and H<sub>2</sub>O with different concentrations. Electrolyte concentration, current density, and etching time are the variables that characterize the

properties of PS layers and they determine the porosity, shape, and pore height in PS [7]. Measurement of PS capacitance is one of the useful experimental attempts for studying the electrical properties of PS layers. Measurement of AC reverse bias voltage is an important way for dielectric characterization of materials. The dielectric analysis is interpreted in term of impedance measurement and usually has been shown by an equivalent circuit that is formed by a RC network [3]. AC impedance and dielectric constant measurements of PS show that its conductivity strongly depends on frequency and this dependence obeys a universal scaling (it varies from  $\omega^{1/2}$  to  $\omega$ ) which is governed by fractal properties of PS [8-9].

In the present work, etching time is varied to observe change in the morphology of PS samples. Also, we calculate capacitance and dielectric constant of PS samples; measured in the low frequency range of 1 kHz to 100 kHz by a convenient circuit.

## 2. Experimental

PS samples were obtained from (100) oriented p-type silicon wafers with resistivity of 0.2-0.5  $\Omega$  cm. Before anodization, 500 nm Al ohmic layer was evaporated on the backside of the wafers followed by annealing process at 400 °C for 40 minutes. A thin wire was attached to back side of samples by silver paint and then the back side of the samples was covered by an acid proof wax. The electrochemical anodization of Si wafers was carried out using in a two-electrode electrolytic cell with the Si as the

working electrode and Pt sheet as the counter electrode under constant current at room temperature. Anodization current density was kept at 30 mA/cm<sup>2</sup>. The electrolyte was an ethanol (Merck) and 48% HF (Merk) with volume ratio of (1:10). The structure and morphology of PS could be controlled by adjusting the etching time from 10- 40 min. Our samples were made in day light and at room temperature.

Characteristics of PS samples are explained in Table 1. SEM images of prepared samples are shown in Fig. 1. For achieving Au/PS/Si structure, PS samples are coated with 20 nm thin Au layers using a thermal vacuum evaporation system (Sputter Coater System, model SCD001).




Fig. 1. Top view SEM images of (a) PS1, (b) PS2, (c) PS3, and (d) PS4.

Table 1. Anodization parameters for preparation of PS samples.

Sample	Current density (mA/cm <sup>2</sup> )	Etching time (min)	Thickness (μm)	Porosity (%)
PS1	25	10	10.6	60
PS2	25	20	22.2	70
PS3	25	30	26.9	78
PS4	25	40	38.8	84

Thickness ( $L_{PS}$ ) and porosity ( $P$ ) of PS samples are calculated by a gravimetric method [15].  $L_{PS}$  and  $P$  can be calculated by the following equations:

$$L_{PS} = (m_1 - m_3)/(\rho s)$$

$$P = (m_1 - m_2)/(m_1 - m_3) \quad (1)$$

where  $m_1$  is sample mass before anodization,  $m_2$  is sample mass after anodization,  $m_3$  is sample mass exactly after rapid dissolve the PS layer into 3% KOH solution,  $s$  is sample surface area, and  $\rho$  is Si density (= 2.33 gr/cm<sup>3</sup>) [16-17].

Dielectric capacitance measurements were done by a simple circuit that is shown in Fig. 2. A function generator applies an AC voltage (20 mV) between the two electrodes

at a frequency in the range of 100 Hz. In each frequency, current is measured by an Escort 3146A model multi meter. Frequency and voltage also are measured simultaneously by another Escort 3146A model multi meter.




Fig. 2. Designed circuit for capacitance measurement of Au/PS/Si. Voltmeter measures total voltage ( $V_T$ ), PS voltage ( $V_{PS}$ ), and resistance voltage ( $V_R$ ) in circuit (a), (b), and (c) respectively.

### 3. Results and discussion

As Fig. 1 shows, the PS samples generally contain interconnected pores that pores diameter increase with a weak dependence on etching time and have an average diameter of less than 50 nm. However, the rise of etching time results in increase of the porosity. To calculate the dielectric constants of the PS structures an electronic circuitry (equivalent circuit shown in Fig. 3) can be proposed and related brief explanation of the principle is as following; If a parallel plate capacitor is subject to an alternating voltage of  $V = V_0 \cos \omega t$  in a circuit, the plates of the capacitor are going to be charged with positive and negative charges alternatively. So, electrical charges in the circuitry move from one plate to the other plate generating an alternative current with a certain frequency. An equivalent circuit, two parallel RC networks with  $R_s$  and  $L$ , for PS structure is proposed in Fig. 3.




Fig. 3. Equivalent circuit has been used for equivalent impedance measurement.

According to Fig. 3, the circuit includes a parallel resistance  $R_{hj}$  and a capacitor  $C_{hj}$  that show resistance and capacitance of a Au/PS/Si heterostructure, an inductor  $L$  which represents self-induction and a resistance  $R_s$  which is coming from existing wires in the circuit. In the circuit, parallel resistance  $R_{PS}$  and capacitor  $C_{PS}$  show resistance and capacitance of a PS sample respectively. Equivalent impedance of the circuit shown in Fig. 3 can be formulated as following [18]:

$$Z_{eq}(\omega) = R_s + \frac{R_{PS}}{(iC_{PS}R_{PS}\omega + 1)} + \frac{R_{hj}}{(iC_{hj}R_{hj}\omega + 1)} + i\omega L \quad (2)$$

where  $\omega$  is angular frequency of AC signal. Equivalent impedance of Eq. 2 can be represented in its real and imaginary components. So, for the used values of  $C_{PS}$ ,  $C_{hj}$ ,  $R_{PS}$ ,  $R_{hj}$  in frequencies lower than 1 MHz we can ignore series resistance  $R_s$  and insulator L effects [20].

Therefore, total capacitance ( $C_T$ ) of Au/PS/Si can be modeled as series combination of PS layer capacitance ( $C_{PS}$ ) and PS/Si heterostructure capacitance ( $C_{hj}$ ). PS/Si junction is similar to a p-n junction due to difference between PS and Si band gaps. Therefore, capacitance of PS/Si heterostructure ( $C_{hj}$ ) can be calculated similar to capacitance of p-n junction. Then it will be

$$C_{hj} = A \sqrt{\frac{\epsilon_{Si}\epsilon_0 e N_A}{2\Psi_s}} ; \quad (3)$$

$$\begin{cases} \Psi_s = V_T - V_{PS} \\ N_A = 5 \times 10^{17} \text{ cm}^{-3} \\ \epsilon_{Si} = 11.9 \\ \epsilon_0 = 8.85 \times 10^{-12} \frac{F}{m} \end{cases} \Rightarrow C_{hj} \approx 10^{-5} F$$

where  $V_T$  is total applied voltage to the circuit and  $V_{PS}$  is measured voltage for the capacitor including PS dielectric (Fig. 2).  $C_{hj}$  determines from Eq. 3 in lower frequencies and is in order of  $10^{-5}$  F. Also experimental measurements of capacitances of PSs are found to be in the order of  $10^{-9}$  F. Therefore  $C_{hj}$  is negligible in Eq. 4 and total capacitance ( $C_T$ ) can be equal to PS capacitance [19].

$$\frac{1}{C} = \frac{1}{C_{PS}} + \frac{1}{C_{hj}} \quad (4)$$

Then by assuming above mentioned conditions, Au/PS/Si equivalent circuit can be given with a circuit that has only the Au/PS/Si capacitor parallel to PS resistance. By using fig. 2 circuits (which are designed for the measurement of PS total capacitance), PS resistance ( $R_{PS}$ ) and PS capacitance ( $C_{PS}$ ) can be measured. Total voltage ( $V_T$ ), PS capacitor voltage ( $V_{PS}$ ),  $R_2$  voltage ( $V_{R2}$ ), and variation of current versus applied frequency are measurable by using the circuits in Fig. 2. Parallel resistance  $R_1$  (about  $10^4 \Omega$ ) and series resistance  $R_2$  (about  $10^3 \Omega$ ) are used in the Fig. 2 circuits for reduction of PS equivalent resistance (about  $10^4$ - $10^6 \Omega$ ) and for calculating the PS capacitance and resistance.

Current variations versus the frequencies for the PS samples are measured by using the circuits in Fig. 2. Then, PS capacitance and resistance can be obtained by the following equations:

$$V_T = I_T |Z(\omega)| \quad (5)$$

$$|Z(\omega)| = R_2 + \frac{R}{\sqrt{1 + C^2 \omega^2 R^2}} \quad (6)$$

$R$  in Eq. 6 is an equivalent resistance between PS resistance ( $R_{PS}$ ) and  $R_1$ , so it is equal to  $R = \frac{R_{PS}R_1}{R_{PS} + R_1}$ .

Also the loss angle ( $\delta$ ) can be measured by measuring total voltage ( $V_T$ ), capacitance voltage ( $V_C$ ), and  $R_2$  voltage ( $V_{R2}$ ) with the following relations:

$$\cos \delta = \frac{V_T^2 - V_{R2}^2 - V_C^2}{2V_{R2}V_C} \quad (7)$$

At last, using the following equations:

$$\tan \delta = \frac{\text{Im}(Z)}{\text{Re}(Z)} \quad (8)$$

$$\tan \delta = -\frac{\omega C R^2}{R_2 + R + \omega^2 C^2 R^2 R_2} \quad (9)$$

PS resistance and dielectric capacitance in terms of applied frequencies has been obtained. The behavior of real and imaginary parts of dielectric constants of the PS samples is connected to PS capacitance by the following relations [20].

$$\epsilon'_{PS}(\omega) = C(\omega) \frac{L_{PS}}{A} \quad (10)$$

$$\epsilon''_{PS}(\omega) = \epsilon'_{PS}(\omega) \tan \delta \quad (11)$$

where  $A$  is junction area and  $L_{PS}$  is PS thickness and  $\epsilon'_{ps}$  and  $\epsilon''_{ps}$  are real and imaginary parts of dielectric constant of PS, respectively.  $\epsilon'_{ps}$  and  $\epsilon''_{ps}$  versus frequency are shown in Fig. 4 and Fig. 5, respectively. As the figures shows, dielectric constants of PS decrease with increasing the frequency. It is concluded that this is connected to PS transport mechanism [21]. At room temperature, PS dielectric behavior can be explained by low frequency (LF) and high frequency (HF) reduction procedures. The LF procedure was assigned to a transport of charged carriers across the disordered fractal structure of PS. But at higher frequencies the distance taken by the carriers before the electric field changes its polarity is shorter than the fractal length scale and a shorter length scale is responsible for the transport of the carriers. Effect of LF reduction procedure becomes smaller quickly during the first oxidation stage and disappears after 30 sec of the oxidation. In contrast, HF procedure resists oxidizing until second oxidation stage [21]. Since our PS samples can be

oxidized after preparation and as figs 4 and 5 show, it can be claimed that the samples' dielectric responses follow the HF transportation mechanism.




Fig. 4. Real part of PS dielectric constant versus frequency for four different etching times.




Fig. 5. Imaginary part of PS dielectric constant versus frequency for four different etching times.

According to proposed model by Ben-chorin [7] and Ballberg [22], the HF transport was assigned to a transport of charged carriers between the silicon nanocrystals. On the other hand, this transportation channel is related associated with the hopping between silicon nanocrystals in the PS samples and the oxidation do not affect this intercrystalline transport [23]. By using Kramers-Kronig relations, we can show that for this transportation channel, the dielectric function should behave as  $\epsilon \sim \omega^{-1}$ .

The dependence of PS dielectric constant on the sample thickness (reported in table 1) is shown in fig. 6. As the figure shows the dielectric constant increases by increasing the PS thickness. This result is in contrast to the fact that by increasing the etching time and the PS thickness, the dielectric constant should decrease due to development of pores in the silicon layer. However, our

SEM images showed that an inhomogeneous porous structure and a sponge-like structure were formed on our samples, so this inhomogeneity produces a high surface area. It is note that the porosity may consist of: (i) open porosity where the pores are interconnected; (ii) closed porosity where the pores are isolated and not interconnected; and (iii) through-porosity where the pore extends through the surface to the interface. Open porosity may be of several forms. Uniformly distributed interconnected pores develop as the pore volume becomes large (greater than about 5%). Open porosity can affect material properties including: (i) high surface areas; (ii) easy access to the interfacial region; and (iii) easily deformed material [24-26]. So, we claim that our porosity consists of open porosity and its undesirable effects got high surface area. Therefore, the dielectric constant increases by increasing the etching time and PS thickness.




Fig. 6. Real part of PS dielectric constant versus the thickness for four different applied frequencies.

Dielectric constant of PS varies with etching time as shown in Figs. 4 and 5. Therefore, PS samples can be made for particular applications in order to obtain desired dielectric capacitance by controlling anodization parameters.

With obtained capacitance and dielectric constants of PS, we can find physical and microstructure characteristics of PS such as thickness, porosity, surface area, and refractive index. Here, only dc conductivity and complex refractive indexes of PS samples are calculated by using PS capacitance and dielectric constants.

By using Kramers-Kronig relation between the real and imaginary parts of dielectric constant and dc conductivity, Eq. 12, the dc conductivity versus applied frequencies can be found (Fig. 7).

$$\frac{\sigma_{dc}}{\omega} = \epsilon''(\omega) + \frac{2\omega}{\pi} P \int_0^{\infty} \frac{\epsilon'(\omega') d\omega'}{\omega'^2 - \omega^2} \quad (12)$$

As fig. 7 shows, by increasing the applied frequency dc conductivity shows a slightly change for all the PS samples.




Fig. 7. DC conductivity of PS samples versus frequency for four different etching times.

Real and imaginary parts of PS complex refractive index can be calculated in terms of real and imaginary




Fig. 8. (a) Real part and (b) imaginary part of PS complex refractive index for four different etching times respectively.

#### 4. Conclusion

PS includes a network of nanometer sized of nanocrystal silicon zones that are surrounded by voids. The nano PS samples were prepared with electrochemical method. Samples with different porosity and thickness were obtained by controlling etching time as an important and effective anodization parameter. Low dielectric constant can be obtained due to highly porous structure of PS. The dielectric constant of PS samples as a function of frequency is measured by a simple electrical circuit.

The behavior dielectric constants of the PS samples as a function of frequency show  $\epsilon \sim \omega^{-1}$  relationship. This behavior confirms predictions of the transportation theory in irregular PS geometry related to intercrallites transport at high frequencies. DC conductivity, real and imaginary parts of PS refractive index as a function of frequency are also calculated.

parts of PS dielectric constant by using following relations:

$$n = \left[ \frac{1}{2} (\epsilon' + \sqrt{\epsilon'^2 + \epsilon''^2}) \right]^{1/2} \quad (13)$$

$$k = \left[ \frac{1}{2} (-\epsilon' + \sqrt{\epsilon'^2 + \epsilon''^2}) \right]^{1/2} \quad (14)$$

Fig. 8 (a) and (b) show PS refractive index (real part) and PS extinction coefficient (imaginary part) for four different etching times, respectively. Imaginary part of complex refractive index shows direct relation with absorption. In general, when the absorption of a layer cannot be negligible,  $k$  is non zero. Then by drawing  $k$  versus energy ( $E = \hbar\omega$ ) graph, we can show the absorption region of PS layer. Fig. 8 (b) confirms that PS absorption is reduced by increasing energy for all the samples.

#### Acknowledgment

This work was financially supported by Alzahra University.

#### References

- [1] S. P. Jeng, US Patent 5,548,159, 1996.
- [2] G. Algun, M. C. Arikan, Tr. J. Physics **23**, 789 (1999).
- [3] J. G. Sikonia, US Patent 2002/0076543 A1, Jun. 20, 2002.
- [4] S. C. Pheng et al, US Patent, 6,899,857 B2, 2005.
- [5] C. Peng, K. D. Hirschman, P. M. Fauchet, J. Appl. Phys. **80**, 295 (1996).
- [6] M. Ben-Chorin, F. Moller, F. Koch, J. Appl. Phys. **77**, 4482 (1995).
- [7] M. Ben-Chorin, F. Moller, F. Koch, Phys. Rev. B **15**, 4 (1995).
- [8] S. E. Bowlands, R. J. Latham, W. S. Schlindwein, Ionics, **5**, 144 (1999).

- [9] D. M. Smith et al, US Patent **6,495, 906 B2**, 2002.
- [10] L. T. Canham, Appl. Phys. Lett. **57**, 1046 (1990).
- [11] L. Pancheri, C. J. Oton, Z. Gaburro, G. Soncini, L. Pavesi, Sensor Actuat. B **97**, 45 (2004).
- [12] A. M. Rossi, H. G. Bohn, Phys. Stat. Sol. (a) **202**(8), 1644 (2005).
- [13] M. Rajabi, R. S. Dariani, Journal of Porous Materials, **16**(5), 513 (2009).
- [14] I. Hoseinzadeh, R. S. Dariani, Optoelectron Adv. Mater. - Rapid Comm., **1**(9), 471 (2007).
- [15] O. Bisi, S. Ossicini, L. Pavesi, Surface Science Report **38**, 1 (2000).
- [16] H. Mizuno, H. Koyama, N. Koshida, Appl. Phys. Lett. **69**, 3779 (1996).
- [17] M. Ligeon, F. Muller, R. Herino, F. Gaspard, A. Halimaoui, G. Bomchil, J. Appl. Phys. **66**, 3814 (1989).
- [18] F. Fonthal, T. Trifonov, A. Rodriguez, L. F. Masal, J. Pallares, Microelectronic Engineering **83**, 2381 (2006).
- [19] K. Bourenane, A. Keffous, G. Nezzal, A. Bourenane, Y. Boukennous, A. Boukezzata, Sensors and Actuators B **129**, 612 (2008).
- [20] A. MortezaAli, R. S. Dariani, S. Asghari, Z. Bayindir, Applied Optics, **46**(4), 495 (2007).
- [21] B. Urbach, E. Axelrod, A. Sa'ar, Phys. Rev. B **75**, 205330 (2007).
- [22] I. Ballberg, Philos. Mag. B **80**, 691 (2000).
- [23] E. Axelrod, A. Givant, J. Shappir, Y. Feldman, A. Sa'ar, Phys. Rev. B **65**, 165429 (2002).
- [24] P. M. Martin, Handbook of Deposition Technologies for Films and Coatings, Chapter 15, Third Edition, Elsevier Inc., 2010.
- [25] P. Petrik, M. Fried, E. Vazsonyi, P. Basa, T. Lohner, P. Kozma, Z. Makkai, J. Appl. Phys. **105**, 024908 (2009).
- [26] K. L. Chu, S. Gold, V. Suramanian, C. Lu, M. A. Shanon, and R. I. Masel, J. Microelectromechanical Systems **15**(3), 671 (2006).

---

\*Corresponding author: [dariani@alzahra.ac.ir](mailto:dariani@alzahra.ac.ir)